4

## **CLAIMS**

## What is claimed is:

1 2 3 4 5 6 7 8 9 10	1.	In a processor adapted to cooperate with a coprocessor coupled thereto via a communication bus in an execution of at least one instruction comprising a count field and a code field, a method for executing said instruction comprising the steps of:  receiving said instruction;  providing to said coprocessor, via a first cycle on said communication bus, said count and code fields;  if the count field has a value, n, greater than zero, providing to the coprocessor, via a second cycle on said communication bus, a first operand; and completing said instruction.
1 2	2.	The method of claim 1 wherein said instruction has a mnemonic of H_CALL.
1 2 3	3.	The method of claim 1 further comprising the steps of: receiving a first input signal from the coprocessor via said communication bus during said first cycle.
1 2 3 4 5 6 7 8	4.	The method of claim 3 wherein, if the first input signal received from the coprocessor via the communication bus during said first cycle has a first state, then repeating said first cycle, wherein the step of repeating said first cycle includes:  • providing to said coprocessor, via said first cycle on said communication bus, said count and code fields; and receiving said first input signal from the coprocessor via said communication bus during said first cycle.
1 2 3	5.	The method of claim 4 wherein, if the first input signal received from the coprocessor via the communication bus during said first cycle has a second state, then providing to said coprocessor, via said

second cycle on said communication bus, a first output signal.

1.4
*.[
O
<u>C</u>
Ħ
₽å
þ.
O
LT.
Ö
þ.

	1 2 3	6.	The method of claim 5 further characterized in that the first output signal is selectively provided to the coprocessor via said second cycle on said communication bus.
	1 2 3 4 5 6 7	7.	The method of claim 4 further comprising the steps of:  if a count field value, n, is greater than one, then, on each of  (n-1) cycles on said communication bus:  providing to the coprocessor, via said communication bus,  a next one of (n-1) operands; and  receiving from the coprocessor, via said communication  bus, a second input signal.
the thank the first the second than that then the first the first first from	1 2 3 4 5 6 7 8	8.	The method of claim 7 wherein, if the second input signal received from the coprocessor via the communication bus during a cycle, m, of said (n-1) cycles, has a first state, then repeating said cycle m, wherein said step of repeating said cycle m includes:  providing to the coprocessor, via said communication bus, the operand m; and receiving from the coprocessor, via said communication bus, said second input signal.
The stands of th	1 2 3 4 5 6	9.	The method of claim 1 further comprising the steps of:  if a count field value, n, is greater than one, then, on each of  (n-1) cycles on said communication bus:  providing to the coprocessor, via said communication bus,  a next one of (n-1) operands; and  receiving from the coprocessor, via said communication  bus, a second input signal.

1 2 3 4 5 6 7 8	10.	The method of claim 9 wherein, if the second input signal received from the coprocessor via the communication bus during a cycle, m, of said (n-1) cycles, has a first state, then repeating said cycle m, wherein said step of repeating said cycle m includes:  providing to the coprocessor, via said communication bus, the operand m; and receiving from the coprocessor, via said communication bus, said second input signal.
1 2 3 4 5 6 7 8	11.	The method of claim 1 wherein the processor is adapted to cooperate with a plurality of coprocessors coupled thereto via said communication bus in the execution of said instruction, the method further comprising the step of:  providing to said plurality of coprocessors, via said  communication bus during said first cycle, an identifier field having a value which uniquely identifies a selected one of said plurality of coprocessors.
1 2 3 4 5 6 7 8	12.	The method of claim 1 wherein the processor includes a plurality of registers for storing selected operands, and wherein the step of providing said first operand to said coprocessor via said communication bus during said second cycle is further characterized as:  if the count field has a value, n, greater than zero, providing to the coprocessor, via a second cycle on said communication bus, an operand stored in a predetermined one of said plurality of registers.
1 2 3 4	13.	The method of claim 1 further including the step of:  providing to the coprocessor, during at least a portion of said second cycle on said communication bus, a second output signal.

5

6

7

8

9

1	14.	In a processor adapted to cooperate with a coprocessor coupled
1	17.	thereto via a communication bus in an execution of at least one
2		instruction comprising an effective address calculation field, a
3		method for executing said instruction comprising the steps of:
4		method for executing and methods in the contraction:
5		receiving said instruction;
6		providing to said oprocessor, via a first cycle on said
7		communication ous, said effective address calculation field;
8		calculating an effective address in accordance with said effective
9		address calculation field;
10		fetching an operand stored at said calculated effective address;
11		providing to the coprocessor, via a second cycle on said
12		communication bus, aid fetched operand; and
		completing said instruction.
13		Completing said mondous 4
1	15.	The method of claim 14 wherein said instruction has a mnemonic of

- 2 H\_LD.

  1 16. The method of claim 14 further comprising the steps of:
- 1 16. The method of claim 14 further comprising the steps of:
  2 receiving a first input signal from the coprocessor via said
  3 communication bus during said first cycle.
- The method of claim 16 wherein, if the first input signal received from the coprocessor via the communication bus during said first cycle has a first state, then repeating said first cycle, wherein the step of repeating said first cycle includes:

providing to said coprocessor, via said first cycle on said communication bus, said effective address calculation field; and

- receiving said first input signal from the coprocessor via said communication bus during said first cycle.
- The method of claim 16 wherein, if the first input signal received from the coprocessor via the communication bus during said first cycle has a second state, then providing to said coprocessor, via said second cycle on said communication bus, a first output signal.

- The method of claim 18 further characterized in that the first output signal is selectively provided to the coprocessor via said second cycle on said communication bus.
- The method of claim 14 further including the step of:

  providing to the opprocessor, during at least a portion of said second cycle on said communication bus, a first output signal.
- The method of claim 14 wherein the processor includes a plurality of 1 21. registers for storing selected operands, wherein the effective address 2 calculation field comprises a base register designator subfield and a 3 displacement subfield, and wherein the step of calculating said 4 effective address in accordance with said effective address calculation 5 field includes adding the contents of said displacement subfield to the 6 contents of the one of said plutality of registers designated by the 7 contents of said base register designator subfield. 8
- The method of claim 21 wherein the effective address calculation field includes an update field and wherein the step of calculating said effective address in accordance with said effective address calculation field includes storing said calculated effective address in said designated one of said plurality of registers if said update field has a first value.

り

1	23.	In a processor adapted to cooperate with a coprocessor coapted
2		thereto via a communication bus in an execution of at least one
3		instruction comprising an effective address calculation field, a
4		method for executing said instruction comprising the steps of:
5		receiving said instruction;
6		providing to said coprocessor, via a first cycle on said
7		communication bus, said effective address calculation field;
8		calculating an effective address in accordance with said effective
9		address calculation field;
10		receiving from the coprocessor, via a second cycle on said
11		communication bus, an operand;
12		storing said received operand at said calculated effective address;
13		and \
14		completing said instruction.
1 2	24.	The method of claim 23 wherein said instruction has a mnemonic of H_ST.
1 2	25.	The method of claim 23 further comprising the steps of: receiving a first input signal from the coprocessor via said communication bus during said first cycle.
3		
1 2	26.	The method of claim 25 wherein, if the first input signal received from the coprocessor via the communication bus during said first
3		cycle has a first state, then repeating said first cycle, wherein the step
4		of repeating said first cycle includes
5		providing to said coprocessor, via said first cycle on said
6		communication bus, said effective address calculation field;
7		and
8		receiving said first input signal from the coprocessor via said communication bus during said first cycle.
		\

1

2

3

4

5

6

7

8

- The method of claim 25 wherein, if the first input signal received from the coprocessor via the communication bus during said first cycle has a second state, then providing to said coprocessor, via said second cycle on said communication bus, a first output signal.
- The method of claim 27 further characterized in that the first output signal is selectively provided to the coprocessor via said second cycle on said communication bus.
- The method of claim 23 further including the step of:
  receiving from the coprocessor, during at least a portion of said second cycle on said communication bus, a second input signal.
- The method of claim 23 further including the step of:

  providing to the coprocessor, during at least a portion of a third cycle on said communication bus, a first output signal.
  - 31. The method of claim 23 wherein the processor includes a plurality of registers for storing selected operands, wherein the effective address calculation field comprises a base register designator subfield and a displacement subfield, and wherein the step of calculating said effective address in accordance with said effective address calculation field includes adding the contents of said displacement subfield to the contents of one of said plurality of registers designated by the contents of said base register designator subfield.
- The method of claim 31 wherein the effective address calculation field includes an update field and wherein the step of calculating said effective address in accordance with said effective address calculation field includes storing said calculated effective address in said designated one of said plurality of registers if said update field has a first value.

addbit